



IFW

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Mansoori et al.

Art Unit: 2812

Serial No.: 10/620,492

Examiner: Lindsay, Jr., W.

Filing Date: 07/16/2003

Docket No.: TI-35375

Customer No.: 23494

Conf. No.: 9069

Title: METHOD TO REDUCE TRANSISTOR GATE TO SOURCE/DRAIN OVERLAP
CAPACITANCE BY INCORPORATION OF CARBON

ELECTION

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450


MAILING CERTIFICATE UNDER 37 C.F.R. § 1.8(A)
I hereby certify that the above correspondence is being deposited
with the U.S. Postal Service as first Class Mail in an envelope
addressed to Commissioner for Patents, PO Box 1450,
Alexandria, VA 22313-1450.

9-16-04
Date
Marianna Smith
Marianna Smith

Dear Sir:

With respect to the Restriction Requirement mailed on 08/23/2004, the Examiner has restricted the instant application to the invention of Group I (Claims 36-44), or Group II (Claims 1-35). In light of this, Applicants elect to pursue Group II, (Claims 1-35) and species I (Claims 1-28) without traverse.

Respectfully submitted,


Jacqueline J. Garner
Attorney for Applicants
Reg. No. 36,144

Texas Instruments Incorporated
P.O. Box 655474, M/S 3999
Dallas, TX 75265
(214) 532-9348 or
(972) 917-5643
Fax: (972) 917-4418